%
% Dear collegue,
%
% Please find below the updated bibtex file "cache.bib" which contains
% mostly references about cache memories,
%
% amicalement,
%
%                                        Philippe Robert
%  INRIA, France
%  tel: +33 1 39 63 56 66
%  Philippe.Robert@inria.fr
%
%

% These are the journal names pre-defined by 'bibtex'
% @string(acmcs = "ACM Computing Surveys")
% @string(acta = "Acta Informatica")
% @string(cacm = "Communications of the ACM")
% @string(ibmjrd = "IBM Journal of Research and Development")
% @string(ibmsj = "IBM Systems Journal")
% @string(ieeese = "IEEE Transactions on Software Engineering")
% @string(ieeetc = "IEEE Transactions on Computers")
% @string(ieeetcad = "IEEE Transactions on Computer-Aided Design of Integrated Circuits")
% @string(ipl = "Information Processing Letters")
% @string(jacm = "Journal of the ACM")
% @string(jcss = "Journal of Computer and System Sciences")
% @string(scp = "Science of Computer Programming")
% @string(sicomp = "SIAM Journal on Computing")
% @string(tocs = "ACM Transactions on Computer Systems")
% @string(tods = "ACM Transactions on Database Systems")
% @string(tog = "ACM Transactions on Graphics")
% @string(toms = "ACM Transactions on Mathematical Software")
% @string(toois = "ACM Transactions on Office Information Systems")
% @string(toplas = "ACM Transactions on Programming Languages and Systems")
% @string(tcs = "Theoretical Computer Science")

% add any other names here.  If you use one of them you must
% include this file as the first .bib file

@string(aap = "Advances in Applied Probability")
@string(aihp = "Annales de l'institut Henri Poincar\'{e}")
@string(am = "Advances in Mathematics")
@string(ap = "Annals of Probability")
@string(anap = "Annals of Applied Probability")
@string(bstj = "Bell System Technical Journal")
@string(cmmp = "Communications in Mathematical Physics")
@string(cmam = "Communications in Pure and Applied Mathematics")
@string(comb = "Combinatorica")
@string(cras = "Comptes Rendus de l'Acad\'emie des Sciences")
@string(dam = "Discrete and Applied Mathematics")
@string(focs = "Proc. Foundations of Computer Science")
@string(ieeepds = "IEEE Transactions on Parallel and Distributed Systems")
@string(ieeetac = "IEEE Transactions on Automatic Control")
@string(ieeetcom = "IEEE Transactions on Communications")
@string(ieeetse = "IEEE Transactions on Software Engineering")
@string(ieeetit = "IEEE Transactions on Information Theory")
@string(jalg = "Journal of Algorithms")
@string(jap = "Journal  of Applied Probability")
@string(jct = "Journal of Combinatorial Theory")
@string(jfa = "Journal of Functional Analysis")
@string(jmaa = "Journal of Mathematical Analysis and Applications")
@string(jpal = "Journal of Parallel and Distributed Computing")
@string(jrss = "Journal of the Royal Statistical Society B")
@string(mor = "Mathematics of Operation Research")
@string(mst = "Mathematical Systems Theory")
@string(nn = "Neural Networks")
@string(orl = "Operations Research Letters")
@string(or = "Operations Research")
@string(parcomp = "Parallel Computing")
@string(peis = "Probability in the Engineering and Informational Sciences")
@string(prsl = "Proceedings of the Royal Society of London, series A")
@string(ptrf = "Probability Theory and Related Fields")
@string(rsa = "Random Structures and Algorithms")
@string(questa = "Queueing Systems, Theory and Applications")
@string(siamadm = "{SIAM} Journal on Algebraic and Discrete Methods")
@string(sigarch = "{ACM} {SIGARCH}")
@string(simath = "SIAM Journal on Applied Mathematics")
@string(siprob = "SIAM Journal on Theory of Probability and Applications")
@string(spa = "Stochastic Processes and their Applications")
@string(stoc = "Stochastics")
@string(tams = "Transactions of the AMS")
@string(zwt = "Zeitschrift fur Wahrscheinlichkeitstheorie und verw. Geb.")
@string(rocquencourt = "Domaine de Voluceau, Rocquencourt B.P. 105 78153 Le Chesnay C\'edex France")
@string(inria = "{INRIA}")
@string(ucb = "University of California, Berkeley")

@Phdthesis{Acevedo:arch:1,
  author = 	"Acevedo, M. F.",
  title = 	"A probabilistic study of two-level storage hierarchies",
  school = 	"University of Texas",
  year = 	1972,
  address = 	"Austin TX {USA}",
  month = 	dec,
  keywords =  "Memory Hierarchies"
}

@InProceedings{Adve:arch:1,
  author = 	 "Adve, S. V. and Hill, M. D.",
  title = 	 "Weak Ordering - A new definition",
  booktitle = 	 "Proc.\  of the 17th Annual Symposium on
                Computer Architecture",
  year = 	 1990,
  pages = 	 "??",
  organization = "IEEE",
  address = 	 "New York NY (USA)",
  month = 	 may
}

@InProceedings{Adve:arch:2,
  author = 	 "Adve, S. V. and Hill, M. D.",
  title = 	 "Implementing Sequential Consistency in Cache-Based Systems",
  booktitle = 	 "International Conference on Parallel Processing",
  year = 	 1990
}

@TechReport{Agarwal:arch:1,
  author = 	"Agarwal, A.",
  title = 	"Trace compaction using cache filtering with 
                blocking",
  institution = "Stanford University",
  year = 	"1988",
  address = 	"Stanford CA (USA)",
  month = 	jan
}

@Article{Agarwal:arch:2,
  author = 	 "Agarwal, A. and Horowitz, M. and Hennessy, J.",
  title = 	 "An analytical cache model",
  journal = 	 tocs,
  year = 	 1989,
  volume = 	 7,
  number = 	 2,
  pages = 	 "184--215",
  month = 	 may,
  keywords =  "Cache Memories"
}

@InProceedings{Agarwal:arch:3,
  author = 	"Agarwal, A. and Sites, R. L. and Horowitz, M.",
  title = 	"ATUM: a new technique for capturing address traces
                using microcode",
  booktitle = 	"Proc.\  of the 13th Annual Symposium on
                Computer Architecture",
  year = 	1986,
  pages = 	"119--127",
  organization = "IEEE",
  address = 	"New York NY (USA)",
  month = 	jun,
  keywords =  "Cache Memories"
}

@InProceedings{Agarwal:arch:4,
  author = 	 "Agarwal, A. and Beng-Hong, L. and Kranz, D. and
		  Kubiatowicz, J",
  title = 	 "{APRIL}: A Processor Architecture for
		  Multiprocessing", 
  booktitle = 	 "Proc.\  of the 17th Annual Symposium on
                 Computer Architecture",
  year = 	 1990,
  pages = 	 "104--114",
  organization = "IEEE",
  address = 	 "New York NY (USA)",
  month = 	 may
}

@InProceedings{Agarwal:arch:5,
  author = 	 "Agarwal, A. and Huffman, M.",
  title = 	 "Blocking: Exploiting Spatial Locality for Trace
		  Compaction",
  booktitle = 	 "Proc.\  of the 16th Annual Int.
                 Symp.\ on Computer Architecture",
  year = 	 1990,
  organization = "ACM",
  keywords =  "Cache Memories"
}

@Misc{Agarwal:arch:6,
  author = 	 "Agarwal, A. and Chow, P. and Horowitz M. and Acken,
		  J. and Salz, A. and Hennessy, J.",
  title = 	 "On-chip Instruction Caches for High Performance
		  Processors",
  keywords =  "Cache Memories"
}

@InProceedings{Agarwal:arch:7,
  author = 	 "Agarwal, A. and Simoni, R. and Hennessy, J. and
		  Horowitz, M.",
  title = 	 "An Evaluation of Directory Schemes for Cache
		  Coherence",
  booktitle = 	 "Proc.\ of the 15th Annual Symposium on Computer
		  Architecture",
  year = 	 1988,
  pages = 	 "280--289",
  organization = "ieee",
  address = 	 "Stanford University"
}

@Article{Agarwal:arch:8,
  author = 	 "Agarwal, A.",
  title = 	 "Limits on interconnection Network Performance",
  journal = 	 ieeepds,
  year = 	 1991,
  volume = 	 2,
  number = 	 4,
  pages = 	 "398--412",
  month = 	 oct,
  keywords =  "Interconnection Networks"
}

@Article{Aho:arch:1,
  author = 	"Aho, A. V. and Denning, P. J. and Ullman, J. D.", 
  title = 	"Principles of optimal page replacement",
  journal = 	cacm,
  year = 	"1971",
  volume = 	"18",
  number = 	"1",
  pages = 	"80--93",
  month = 	jan
}

@Misc{Alpern:arch:1,
  author = 	 "Alpern, B. and Carter, L. and Feig, E.",
  title = 	 "Uniform Memory hierarchies",
  year = 	 1990,
  keywords =  "Memory Hierarchies"
}

@TechReport{Alpert:arch:1,
  author = 	"Alpert, D.",
  title = 	"Performance tradeoffs for microprocessor cache
                memories",
  institution = "Stanford University",
  year = 	1983,
  address = 	"Stanford CA (USA)",
  month = 	dec,
  keywords =  "Cache Memories"
}
@Article{Anderson:arch:1,
  author = 	 "Anderson, T.E. and Lazowska, E.D. and Levy, H.M.",
  title = 	 "The Performance Implications of Thread Management
		  Alternatives for Shared-Memory Multiprocessors",
  journal = 	 ieeetc,
  year = 	 1989,
  volume = 	 38,
  number = 	 12,
  pages = 	 "1631--1644",
  month = 	 dec
}

@Article{Antonio:arch:1,
  author = 	 "Antonio, J.K. and Tsai, W.K. and Huang, G.M.",
  title = 	 "A highly parallel algorithm for multistage
		  optimization problems and shortest path problems",
  journal = 	 jpal,
  year = 	 1991,
  volume = 	 12,
  pages = 	 "213--222"
}

@TechReport{Archibald:arch:1,
  author = 	"Archibald, J.",
  title = 	"High performance cache coherence protocols for
                shared-bus multiprocessor",
  institution = "Dept.\ of Comp.\ Sc., University of Washington",
  year = 	1986,
  number = 	"86-06-02",
  address = 	"Seattle WA (USA)",
  month = 	jun
}

@Article{Archibald:arch:2,
  author = 	"Archibald, J. and Baer, J. L.",
  title = 	"Cache coherence protocols: evaluation using
                a multiprocessor simulation model",
  journal = 	tocs,
  year = 	1986,
  volume = 	4,
  number = 	4,
  pages = 	"273--298",
  month = 	nov
}

@Inproceedings{Archibald:arch:3,
  author =      "Archibald, J. and  Baer, J. L.",
  title =       "An Economical Solution to the Cache Coherence Problem",
  booktitle=     "$11^{th}$ International Symposium on Computer
		  Architecture", 
  year =        "1984",
  pages =       "355--362"
}

@Article{Baclawski:arch:1,
  author = 	 "Baclawski, K.",
  title = 	 "A stochastic model of Data access and communication",
  journal = 	 "Advances in Applied Mathematics",
  year = 	 1989,
  volume = 	 10,
  pages = 	 "175--200"
}

@TechReport{Badel:arch:1,
  author =     "Badel, M. and Leroudier, J.",
  title =      "Performance Evaluation of a Cache Memory for
                 a Mini-Computer",
  institution =  "IRIA",
  year =       1978,
  number =          335,
  address =         "Domaine de Voluceau, Rocquencourt, BP~105
                 78153 Le Chesnay Cedex (France)",
  month =   dec,
  keywords =  "Cache Memories"
}

@TechReport{Badouel:arch:1,
  author = 	 "Badouel, D. and Bouatouch, K. and Lahjomri, Z. and
		  Priol, T.",
  title = 	 "{KOAN}: a versatile tool for parallelizing realistic
		  rendering algorithms",
  institution =  "{INRIA}",
  year = 	 1991,
  number = 	 1505,
  keywords =  "Parallel Computing"
}

@InProceedings{Baer:arch:1,
  author = 	 "Baer, J.L. and Wang, W.H.",
  title = 	 "On the inclusion properties for multi-level cache
		  hierarchies",
  booktitle = 	 "Proc.\ of the 15th Annual Symposium on Computer
		  Architecture",
  year = 	 1988,
  organization = "ieee"
}

@InProceedings{Bakoglu:arch:1,
  author = 	 "Bakoglu, H. B. and Al.",
  title = 	 "{IBM} Second Generation {RISC} Machine Organization",
  booktitle = 	 "{IEEE} International Conference on Computer Design",
  year = 	 1989,
  organization = "{IEEE}"
}

@TechReport{Baskett:arch:1,
  author = 	"Baskett, F. and Rafil, A.",
  title = 	"The {AO} inversion model of program paging behavior",
  institution = "Stanford University",
  year = 	1976,
  address = 	"Stanford CA (USA)",
  month = 	oct,
  keywords =  "Cache Memories"
}

@Article{Belady:arch:1,
  author = 	"Belady, L. A.",
  title = 	"A study of replacement algorithms for virtual 
                storage computers",
  journal = 	ibmjrd,
  year = 	1960,
  volume = 	5,
  number = 	2,
  pages = 	"78--101"
}

@Article{Bell:arch:1,
  author = 	"Bell, J. and Casasent, D. and Bell, C. G.",
  title = 	"An investigation of alternative cache 
                organizations",
  journal = 	ieeetc,
  year = 	1974,
  volume = 	23,
  number = 	4,
  pages = 	"346--351",
  month = 	apr,
  keywords =  "Cache Memories"
}

@InProceedings{Bisiani:arch:1,
  author = 	 "Bisiani, R. and Ravishankar, M.",
  title = 	 "{PLUS}: A Distributed Shared-Memory System",
  booktitle = 	 "Proc.\  of the 17th Annual Symposium on
                Computer Architecture",
  year = 	 1990,
  pages = 	 "115--125",
  organization = "IEEE",
  address = 	 "New York",
  month = 	 may
}

@Inproceedings{Bitar:arch:1,
 author =        "Bitar, P and Despain, A. M.",
 title =         "Multiprocessor Cache Synchronization: Issues,
		  Innovations, Evolution",
 booktitle=       "$13^{th}$ International Symposium on Computer
		  Architecture", 
 year=            1986,
 pages=           "424--433"
}

@Misc{Bodin:arch:1,
  author = 	 "Bodin, F.  and Windheiser, D. and Jalby, W. and
		  Atapattu, D. and Mannho, L. and Gannon, D. ",
  title = 	 "Performance Evaluation and Prediction for Parallel
		  Algorithms on the BBN GP1000",
  year = 	 1990
}

@TechReport{Bodin:arch:2,
  author = 	 "Bodin, F. and Charot, F.",
  title = 	 "Machine Modeling and loop optimization for
		  Horizontal microcoded machines",
  institution =  inria,
  year = 	 1990,
  number = 	 1193,
  month = 	 mar
}

@Article{Bogott:arch:1,
  author = 	 "Bogott, R.P. and Franklin, M.A.",
  title = 	 "Evaluation of markov program models in virtual
		  memory systems",
  journal = 	 "Software Practice and Experience",
  year = 	 1975,
  volume = 	 5,
  pages = 	 "337--346"
}

@TechReport{Borg:arch:1,
  author = 	 "Borg, A. and Kessler, R. E. and Lazana, G. and Wall,
		  D. W. ",
  title = 	 "Long Address Traces from Risc Machines: Generation
		  and Analysis",
  institution =  "{DEC} Western Research Laboratory",
  year = 	 1989,
  number = 	 "89/14",
  address = 	 "Palo Alto, California",
  month = 	 sep,
  keywords =  "Cache Memories"
}


@TechReport{Bray:arch:1,
  author = 	 "Bray, B.K. and Flynn, M.J.",
  title = 	 "Writes caches as an alternative to write buffers",
  institution =  "Stanford University",
  year = 	 1991,
  number = 	 "{CSL-TR}-91-470",
  month = 	 apr,
  keywords =  "Cache Memories"
}

@Article{Brewer:arch:1,
  author = 	 "Brewer, O. and Dongarra, J. and Sorensen, D.",
  title = 	 "Tools to aid in the analysis of memory access
		  patterns for FORTRAN programs",
  journal = 	 "Parallel Computing",
  year = 	 1988,
  pages = 	 "25--35",
  keywords =  "Cache Memories"
}

@Article{Brooks:arch:1,
  author = 	 "Brooks, E.D.",
  title = 	 "A butterfly processor memory interconnection for a
		  vector processing environment",
  journal = 	 parcomp,
  year = 	 1987,
  volume = 	 4,
  pages = 	 "103--110",
  keywords =  "Interconnection Networks"
}

@Article{Brooks:arch:2,
  author = 	 "Brooks, E.D.",
  title = 	 "The indirect k-ary n-cube for a vector processing
		  environment",
  journal = 	 parcomp,
  year = 	 1988,
  volume = 	 6,
  pages = 	 "339-348",
  keywords =  "Interconnection Networks"
}

@TechReport{Butel:arch:1,
  author = 	 "Butel, R.",
  title = 	 "Conflicts between 2 vectors transfers in Cray-{XMP}
		  Computers", 
  institution =  inria,
  year = 	 1985,
  number = 	 418
}

@Article{Burke:arch:1,
  author = 	 "Burke, J.R. and Chen, C. and Lee, T.Y. and Agrawal,
		  D.P.", 
  title = 	 "Performance Analysis of Single Stage Interconnection
		  Networks",
  journal = 	 ieeetc,
  year = 	 1991,
  volume = 	 40,
  number = 	 3,
  pages = 	 "357--365",
  month = 	 mar,
  keywords =  "Interconnection Networks"
}

@InProceedings{Calahan:arch:1,
  author = 	 "Calahan, D.A.",
  title = 	 "Some results in memory conflict analysis",
  booktitle = 	 "Supercomputing",
  year = 	 1989,
  organization = "ACM"
}

@InProceedings{Callahan:arch:1,
  author = 	 "Callahan, D. and  Kennedy, K and Porterfield, D",
  title = 	 "Software prefetching",
  booktitle = 	 "Proceedings of the 18th Int. Symp. on Computer
		  Architecture",
  year = 	 1991,
  pages = 	 "40--52",
  organization = sigarch
}

@Article{Censier:arch:1,
  author="Censier, L. M. and  Feautrier, P.",
  title="A New Solution to Coherence Problems in Multicache
	  Systems", 
  journal=ieeetc,
  year=1978,
  volume="C-27",
  number=12,
  pages="1112--1118",
  month=dec
}

@InProceedings{Chaiken:arch:1,
  author = 	 "Chaiken, D and Kubiatowicz, J. and Agarwal, A.",
  title = 	 "Limit{LESS} Directories: A scalable cache coherence
		  scheme ",
  booktitle = 	 "Proceedings of the 18th Int. Symp. on Computer
		  Architecture",
  year = 	 1991,
  pages = 	 "224--234",
  organization = sigarch
}

@InProceedings{Cheong:arch:1,
  author = 	 "Cheong, H. and Veidenbaum, A.V.",
  title = 	 "A Cache Coherence Scheme With Fast Selective
		  Invalidation",
  booktitle = 	 "Proc.\ of the 15th Annual Symposium on Computer
		  Architecture",
  year = 	 1988,
  pages = 	 "299--307",
  organization = "ieee",
  address = 	 "University of Illinois at Urbana-Champaign"
}
@InProceedings{Cheriton:arch:1,
  author = 	"Cheriton, D. R. and Slavenberg, G. A. and Boyle, P. D.",
  title = 	"Software-controlled caches in the VMP 
                multiprocessor",
  booktitle = 	"Proc.\  of the 13th Annual Symp.\
                on Computer Architecture",
  year = 	1986,
  pages = 	"367--374",
  organization = "IEEE",
  address = 	"New York NY (USA)",
  month = 	jun,
  keywords =  "Cache Memories"
}

@InProceedings{Cheriton:arch:2,
  author = 	 "Cheriton, D. R. and Goosen, H. A. and Doyle, P. D.",
  title = 	 "Multi-Level shared Caching Techniques for
		  Scalability in VMP-MC",
  booktitle = 	 "Proc.\  of the 15th Annual Int.\ 
                Symp.\  on Computer Architecture",
  year = 	 1989,
  organization = "ACM"
}

@Article{Cheung:arch:1,
  author = 	 "Cheung, T. and Smith, J. E.",
  title = 	 "A simulation study of the {CRAY} {X-MP} Memory 
                 system",
  journal = 	 ieeetc,
  year = 	 1986,
  volume = 	 35,
  number = 	 7,
  pages = 	 "613--622",
  month = 	 jul
}

@InProceedings{Chow:arch:1,
  author = 	 "Chow, P. and Horowitz, M.",
  title = 	 "Architectural Tradeoffs in the Design of MIPS-X",
  booktitle = 	 "Proc.\ of the 13th Annual Int.\ Symp.\ on Computer
		  Architecture",
  year = 	 1987,
  pages = 	 "300--308",
  organization = "ACM",
  address = 	 "University Stanford"
}

@Article{Chow:arch:2,
  author = 	"Chow, C. K.",
  title = 	"Determining the optimum capacity of a cache memory",
  journal = 	ibmjrd,
  year = 	1975,
  volume = 	17,
  number = 	10,
  pages = 	"3163--3166",
  month = 	mar,
  keywords =  "Cache Memories"
}

@Article{Clark:arch:1,
  author = 	"Clark, D. W.",
  title = 	"Cache performance in the VAX-11/780",
  journal = 	tocs,
  year = 	1983,
  volume = 	1,
  number = 	1,
  pages = 	"24--37",
  month = 	feb,
  keywords =  "Cache Memories"
}
@Article{Conti:arch:1,
  author = 	"Conti, C. J.",
  title = 	"Concepts for buffer storage",
  journal = 	"Comptr. Group News",
  year = 	1969,
  volume = 	2,
  number = 	8,
  pages = 	"9--13",
  month = 	mar
}

@Misc{Cooper:1,
  author = 	 "Cooper, E.C. and Draves, R.P.",
  title = 	 "C Threads",
  year = 	 1987
}

@TechReport{Darema:arch:1,
  author = 	 "Darema-Rogers, F. and Pfister, G. F. and So, K.",
  title = 	 "Memory Access Patterns of Parallel Scientific 
                  Programs",
  institution =  "IBM",
  year = 	 1986,
  number = 	 "RC 12086"
}

@article{Dubois:arch:1,
        author="Dubois, D. and Briggs, F. A.",
        title="Effects of Cache Coherency in Multiprocessors",
        journal=ieeetc,
        year=1982,
        volume="C-31",
        number=11,
        pages="1083--1099",
        month=nov
}

@InProceedings{Duff:arch:1,
  author = 	 "Duff, T.",
  title = 	 "Rc - A shell for Plan 9 and {UNIX} systems",
  booktitle = 	 " Proc. of the Summer 1990 UKUUG Conf.",
  year = 	 1990,
  pages = 	 "21--33",
  address = 	 "London",
  month = 	 jul,
  keywords =  "Operating systems"
}

@TechReport{Durand:arch:1,
  author = 	 "Durand, M.D. and Montaut, T. and Kervella, L. and
		  Jalby, W.",
  title = 	 "Modeling the impact of memory contention on dynamic
		  scheduling",
  institution =  "{IRISA}",
  year = 	 1991,
  keywords =  "Control Theory"
}

@Article{Easton:arch:1,
  author = 	"Easton, M. C. and Fagin, R.",
  title = 	"Cold-start vs.\ warm-start miss ratios",
  journal = 	cacm,
  year = 	1978,
  volume = 	21,
  number = 	10,
  pages = 	"866--872",
  month = 	oct,
  keywords =  "Cache Memories"
}

@Article{Easton:arch:2,
  author = 	"Easton, M. C.",
  title = 	"Computation of cold-start miss ratios",
  journal = 	ieeetc,
  year = 	1978,
  volume = 	27,
  number = 	5,
  month = 	may,
  keywords =  "Cache Memories"
}
@InProceedings{Eggers:arch:1,
  author = 	 "Eggers, S. and Katz, R. H.",
  title = 	 "Evaluating the Performance four snooping cache
		  Coherency Protocols",
  booktitle = 	 "Proc.\  of the 15th Annual Int.\ 
                Symp.\  on Computer Architecture",
  year = 	 1989,
  organization = "ACM"
}

@InProceedings{Eggers:arch:2,
  author = 	 "Eggers, S. and Keppel, D.R. and Koldinger, E.J. and
		  Levy, H.M.",
  title = 	 "Techniques for Efficient Inline Tracing on a
		  Shared-Memory Multiprocessor",
  booktitle = 	 "Proc.\  of the 16th Annual Int.\ 
                Symp.\  on Computer Architecture",
  year = 	 1990,
  organization = "ACM"
}

@Misc{Eisenbeis:arch:1,
  author = 	 "Eisenbeis, C. and Jalby, W. and Windheiser, D. and
		  Bodin, F.",
  title = 	 "A strategy for Array Management in local memory",
  year = 	 1990
}

@TechReport{Eisenbeis:arch:2,
  author = 	 "Eisenbeis, C. and Erhel, J.",
  title = 	 "Etude des performances du calculateur vectoriel {ST} 100",
  institution =  inria,
  year = 	 1985,
  number = 	 51
}

@Misc{Eisenbeis:arch:3,
  author = 	 "Eisenbeis, C. and Jalby, W. and Lichnewsky, A.",
  title = 	 "Squeezing more {CPU} performance out of a CRAY-2 by
		  vector block scheduling",
  year = 	 1988
}

@Article{Ferrari:arch:1,
  author = 	"Ferrari, D.",
  title = 	"Improving locality by critical working sets",
  journal = 	cacm,
  year = 	1974,
  volume = 	17,
  number = 	11,
  pages = 	"614--620",
  month = 	nov
}

@InProceedings{Ferrari:arch:2,
  author = 	"Ferrari, D.",
  title = 	"Improving program locality by strategy-oriented
                restructuring",
  booktitle = 	"Information Processing",
  year = 	1974,
  pages = 	"266--270",
  publisher =	"North-Holland",
  address = 	"Amsterdam"
}

@Article{Fielland:arch:1,
  author = 	"Fielland, G. and Rodgers, D.",
  title = 	"32-bit computer system shares load equally among
                up to 12 processors",
  journal = 	"Electronics Design",
  year = 	1984,
  pages = 	"153--168",
  month = 	jan
}

@Article{Franaszek:arch:1,
  author = 	 "Franaszek, P.A. and Wagner, T.J.",
  title = 	 "Some Distribution-Free Aspects of Paging Algorithm
		  Performance",
  journal = 	 "jacm",
  year = 	 1974,
  volume = 	 21,
  number = 	 1,
  pages = 	 "31--39",
  month = 	 "jan"
}

@Article{Frank:arch:1,
  author = 	"Frank, S. J.",
  title = 	"Tightly coupled multiprocessor system speeds
                memory access times",
  journal = 	"Electronics",
  year = 	1984,
  volume = 	57,
  number = 	1,
  pages = 	"164--169",
  month = 	jan
}

@TechReport{Fricker:arch:1,
  author = 	 "Fricker, C. and Robert, P.",
  title = 	 "On the representation of memory references generated
		  by a program with application to the analysis of
		  cache memories",
  institution =  inria,
  address =      rocquencourt,
  year = 	 1990,
  number = 	 1158,
  month = 	 feb,
  keywords =  "Cache Memories"
}

@InProceedings{Fricker:arch:2,
  author = 	 "Fricker, C. and Robert, P.",
  title = 	 "Memory reference model for the cache memories analysis",
  booktitle = 	 "Performance'90: International Symposium on Computer
		  Performance",
  year = 	 1990,
  address =     "Edinburgh",
  month = 	 sep,
  keywords =  "Cache Memories"
}

@TechReport{Fricker:arch:3,
  author = 	 "Fricker, C. and Robert, P.",
  title = 	 "An analytical cache model",
  institution =  inria,
  address =      rocquencourt,
  year = 	 1991,
  number = 	 1496,
  month = 	 sep,
  keywords =  "Cache Memories"
}

@TechReport{Fricker:arch:4,
  author = 	 "Fricker, C.",
  title = 	 "On memory contention problems in vector multiprocessors",
  institution =  "{INRIA}",
  year = 	 1990,
  number = 	 1034,
  address = 	 rocquencourt,
  keywords =  "Memory Hierarchies"
}

@InProceedings{Gallivan:arch:1,
  author = 	 "Gallivan, K. and Jalby, W. and Gannon, D.",
  title = 	 "On the problem of optimizing data transfers for
		  complex memory systems",
  booktitle = 	 "Proc.\ of the 14th Annual Int.\ Symp.\ on Computer
		  Architecture",
  year = 	 1988,
  organization = "ACM"
}

@Misc{Gannon:arch:1,
  author = 	 "Gannon, D. and Jalby, W. and Gallivan, K.",
  title = 	 "Strategies for Cache and Local Memory Management by 
                  Global Program Transformation",
  note = 	 "To appear in a special issue of Parallel and
		  Distributed Computing"
}

@InProceedings{Gelenbe:arch:1,
  author = 	 "Gelenbe, E.",
  title = 	 "Performance Analysis of the Connection Machine",
  booktitle = 	 "Proc.\ of the 16th Annual Int.\ Symp.\ on Computer
		  Architecture",
  year = 	 1990,
  organization = "ACM"
}

@InProceedings{Gharachorloo:arch:1,
  author = 	 "Gharachorloo, K. and Lenoski, D. and Laudon, J. and
		  Gibbons, P. and Gupta, A and Hennessy, J.",
  title = 	 "Memory Consistency and Event Ordering in Scalable
		  Shared-Memory Multiprocessors",
  booktitle = 	 "Proc.\  of the 17th Annual Symposium on
                Computer Architecture",
  year = 	 1990,
  pages = 	 "15--26",
  organization = "IEEE",
  address = 	 "New York",
  month = 	 may
}

@InProceedings{Gharachorloo:arch:2,
  author = 	 "Gharachorloo, K. and Gupta, A. and Hennessy, J.",
  title = 	 "Performance evaluation of memory consistency models
		  for shared memory multiprocessors",
  booktitle = 	 "Proceedings of the 18th Int. Symp. on Computer
		  Architecture",
  year = 	 1991,
  pages = 	 "245-257",
  organization = sigarch
}

@Article{Goldman:arch:1,
  author = 	 "Goldman",
  title = 	 "First look at motorola's latest 32-bit processor",
  journal = 	 "Electronics",
  year = 	 1986,
  pages = 	 "71--75"
}

@Misc{Golub:arch:1,
  author = 	 "Golub, D. and Dean, R. and Forin, A. and Rashid, R.",
  title = 	 "Unix as an application program",
  keywords =  "Operating Systems"
}

@InProceedings{Goodman:arch:1,
  author = 	"Goodman, J. R.",
  title = 	"Using cache memory to reduce processor-memory
                traffic",
  booktitle = 	"Proc.\ of the 10th Int.\ Symp.\
                on Computer Architecture",
  year = 	1983,
  pages = 	"124--131",
  organization = "IEEE",
  address = 	"New York NY (USA)",
  month = 	jun
}

@Article{Goodman:arch:2,
  author = 	"Goodman, J. R.",
  title = 	"Cache memory optimization to reduce processor\slash
                memory traffic",
  journal = 	"Journal of VLSI and Computer Systems",
  year = 	1987,
  volume = 	2,
  number = 	1,
  pages = 	"61--86"
}

@TechReport{Granston:arch:1,
  author = 	 "Granston, E. and Turner, S. and Veidenbaum, A.",
  title = 	 "Design and analysis of a scalable, shared memory
		  system with support for burst traffic",
  institution =  "University of Illinois",
  year = 	 1991,
  number = 	 1084,
  month = 	 jun,
  keywords =  "Interconnection Networks"
}

@TechReport{Greenberg:arch:1,
  author = 	"Greenberg, A. G. and Mitrani, I.",
  title = 	"Analysis of Snooping Caches",
  institution = "ATT Bell Labs",
  year = 	1987
}

@InProceedings{Greenberg:arch:2,
  author = 	 "Greenberg, A. G. and Goodman, J.",
  title = 	 "Sharp Approximate Models of adaptative Routing in
		  Mesh Networks",
  booktitle = 	 "Teletraffic Analysis and Computer Performance Evaluation",
  year = 	 1986,
  editor = 	 "North-Holland",
  pages = 	 "255--270"
}

@InProceedings{Greenberg:arch:3,
  author = 	 "Greenberg, A.G. and Lubachevsky, B.D. and Mitrani,
		  I. ",
  title = 	 "Unboundedly Parallel Simulations Via Reccurence
		  Relations",
  booktitle = 	 "Proc.\ of the 16th Annual Int.\ Symp.\ on Computer
		  Architecture ",
  year = 	 1990,
  organization = "ACM"
}


@Article{Greenberg:arch:4,
  author = 	 "Greenberg, A.G. and Wright, P.E.",
  title = 	 "Design and analysis of Master/Slave 
                  Multiprocessors",
  journal = 	 "IEEE Transactions on Computers",
  year = 	 1991,
  volume = 	 40,
  number = 	 8,
  pages = 	 "963--976",
  month = 	 aug
}

@InProceedings{Groves:arch:1,
  author = 	 "Groves, R. D. and Oehler, R",
  title = 	 "An {IBM} Second Generation {RISC} Processor Architecture",
  booktitle = 	 "{IEEE} International Conference on Computer Design",
  year = 	 1989,
  pages = 	 "134--137",
  organization = "{IEEE}"
}

@InProceedings{Haikala:arch:1,
  author = 	"Haikala, I. J.",
  title = 	"Cache hit ratios with geometric task switch
                intervals",
  booktitle = 	"Proc.\  of the 11th Annual Symposium
                on Computer Architecture",
  year = 	1984,
  pages = 	"364--371",
  organization = "IEEE",
  address = 	"New York (USA)",
  month = 	jun,
  keywords =  "Cache Memories"
}

@Book{Hennessy:arch:1,
  author = 	 "Hennessy, J.L. and Patterson, D.A.",
  title = 	 "Computer Architecture, A quantitative approach",
  publisher = 	 "Morgan Kaufman",
  year = 	 1990,
  address = 	 "San Mateo, California",
  keywords =  "Cache Memories"
}

@InProceedings{Herbordt:arch:1,
  author = 	 "Herbordt, M.C. and Weems, C.C. and Corbett, J.C.",
  title = 	 "Message Passing Algorithms for a {SIMD} Torus with
		  Coteries",
  booktitle = 	 "Computer Architecture News",
  year = 	 1990
}

@InProceedings{Hill:arch:1,
  author = 	"Hill, M. and Smith, A. J.",
  title = 	"Experimental evaluation of on chip microprocessor
                cache memories",
  booktitle = 	"Proc.\  of the 11th Annual Symp.\  on
                Computer Architecture",
  year = 	1984,
  editor = 	"IEEE",
  pages = 	"158--166",
  address = 	"New York NY (USA)",
  month = 	jun
}

@Article{Hill:arch:2,
  author = 	 "Hill, M. D.",
  title = 	 "A Case for Direct-Mapped Caches",
  journal = 	 "Computer",
  year = 	 1988,
  pages = 	 "25--40",
  month = 	 dec,
  keywords =  "Cache Memories"
}
@Article{Hill:arch:3,
  author = 	 "Hill, M.D. and Smith, A.J.",
  title = 	 "Evaluating Associativity in {CPU} Caches",
  journal = 	 ieeetc,
  year = 	 1989,
  volume = 	 38,
  number = 	 12,
  pages = 	 "1612--1630",
  month = 	 dec,
  keywords =  "Cache Memories"
}

@Article{Horowitz:arch:1,
  author =     "Horowitz, M. and Chow, P. and Stark, D. and Simoni,
                  R. T. and Salz, A. and Przybylski, S. and Hennessy,
                 J. and Gulak, G. and Agarwal, A. and Acken, J.",
  title =      "{MIPS-X}: A 20-{MIPS} Peak, 32-bit Microprocessor
                 with On-Chip Cache",
  journal =    "IEEE of Solid-State Circuits",
  year =       1987,
  volume =          22,
  number =          5,
  pages =   "790--799",
  month =   oct
}

@TechReport{Jegou:arch:1,
  author = 	 "Jegou, Y. and Seznec, A.",
  title = 	 "Data synchronized pipeline architecture",
  institution =  inria,
  year = 	 1986,
  number = 	 503
}

@PhdThesis{JeanMarie:arch:1,
  author = 	 "Jean-Marie, A.",
  title = 	 "Aspects qualitatifs et quantitatifs des r\'eseaux
		  d'interconnection multi-\'etages",
  school = 	 "Universit\'e Paris Sud",
  year = 	 1987,
  month = 	 oct
}

@InProceedings{Jog:arch:1,
  author = 	 "Jog, R. and Vitale, P.L. and Callister, J.R.",
  title = 	 "Performance Evaluation of a Commercial
		  Cache-Coherent Shared Memory Multiprocessor",
  booktitle = 	 "Proc.\ of the 16th Annual Int.\ Symp.\ on Computer
		  Architecture",
  year = 	 1990,
  organization = "ACM"
}

@InProceedings{Jouppi:arch:1,
  author = 	 "Jouppi, N. P. and Wall, D. W.",
  title = 	 "Available Instruction-Level Parallelism for
		  Superscalar and Superpipelined Machines",
  booktitle = 	 "Proc.\  of the 15th Annual Int.\ 
                Symp.\  on Computer Architecture",
  year = 	 1989,
  organization = "ACM"
}

@TechReport{Jouppi:arch:2,
  author = 	 "Jouppi, N.P.",
  title = 	 "The distribution of Instruction-Level and Machine
		  Parallelism and its effect on Performance",
  institution =  "DEC-wrl",
  year = 	 1989,
  number = 	 "89/13",
  month = 	 jul
}


@TechReport{Jouppi:arch:3,
  author = 	 "Jouppi, N. P. and Bertoni, J. and Wall, D.W.",
  title = 	 "A Unified Vector/Xcalar Floating Point Architecture",
  institution =  "DEC-wrl",
  year = 	 1989,
  number = 	 "89/8",
  month = 	 jul
}


@TechReport{Jouppi:arch:4,
  author = 	 "Jouppi, N. P. and Wall, D. W.",
  title = 	 "Available Instruction Level Parallelism for
		  Superscalar and Superpipelined Machines",
  institution =  "DEC-wrl",
  year = 	 1989,
  number = 	 "89/7",
  month = 	 jul
}


@TechReport{Jouppi:arch:5,
  author = 	 "Jouppi, N. P.",
  title = 	 "Architectural and Organizational Tradeoffs in the
		  design of the MultiTitan CPU",
  institution =  "DEC-wrl",
  year = 	 1988,
  number = 	 "TN-8",
  month = 	 dec
}


@InProceedings{Katenevis:arch:1,
  author = 	 "Katenevis, M. and Tzartzanis",
  title = 	 "Reducing the branch penalty by rearranging
		  instructions in a double-width memory",
  booktitle = 	 "Proceedings of the 18th Int. Symp. on Computer
		  Architecture",
  year = 	 1991,
  pages = 	 "15--27",
  organization = sigarch
}

@InProceedings{Karlin:arch:1,
  author = 	"Karlin, A. and Manasse, M. and Rudolph, L. and Sleator, D.",
  title = 	"Competitive snoopy caching",
  booktitle = 	"Proc.\  of the 27th Annual IEEE Symp.\ 
                on Foundations of Computer Science",
  year = 	1986,
  pages = 	"224--254",
  address = 	"Toronto",
  month = 	oct
}

@TechReport{Karp:arch:1,
  author = 	 "Karp, R.M. and Ramachandran, V.",
  title = 	 "A Survey of Parallel Algorithms for Shared-Memory Machines",
  institution =  ucb,
  year = 	 1990
}

@InProceedings{Katz:arch:1,
  author = 	"Katz, R. and Eggers, S. and Wood, D. A. and Perkins, C. 
                Sheldon, R. G.",
  title = 	"Implementing a cache consistency protocol",
  booktitle = 	"Proc.\  of the 12th Annual IEEE Int.\ 
                Symp.\  on Computer Architecture",
  year = 	1985,
  pages = 	"276--283",
  address = 	"Boston MA (USA)",
  month = 	jul
}

@PhdThesis{Koch:arch:1,
  author = 	 "Koch, R.R.",
  title = 	 "An analysis of the performance of interconnection
		  networks for multiprocessor systems",
  school = 	 "{MIT}",
  year = 	 1989,
  month = 	 may,
  keywords =  "Interconnection Networks"
}

@InProceedings{Konstantinidou:arch:1,
  author = 	 "Konstantinidou, S. and Snyder, L.",
  title = 	 "The chaos router: a practical application of
		  randomization in network routing",
  booktitle = 	 "Computer Architecture News",
  year = 	 1990
}

@Article{Kruskal:arch:1,
  author = 	 "Kruskal, C. P. and Snir, M.",
  title = 	 "The Performance of Multistage Interconnection
		  Networks for Multiprocessors",
  journal = 	 ieeetc,
  year = 	 1983,
  volume = 	 32,
  number = 	 12,
  pages = 	 "1091--1098",
  month = 	 dec,
  keywords =  "Interconnection Networks"
}

@Article{Kruskal:arch:2,
  author = 	 "Kruskal, C. P. and Snir, M. and Weis, A.",
  title = 	 "The Distribution of Waiting Times in Clocked
		  Multistage Interconnection Networks",
  journal = 	 ieeetc,
  year = 	 1988,
  volume = 	 37,
  number = 	 11,
  pages = 	 "1337--1352",
  month = 	 nov,
  keywords =  "Interconnection Networks"
}

@TechReport{Lahjomri:arch:1,
  author = 	 "Lahjomri, Z. and Priol, T.",
  title = 	 "{KOAN}: A shared virtual memory for the {iPSC/2}",
  institution =  "{INRIA}",
  year = 	 1991,
  number = 	 1504,
  keywords =  "Parallel Computing"
}

@TechReport{Lam:arch:1,
  author = 	 "Lam, M.S. and Rothberg, E.E. and Wolf, M.E.",
  title = 	 "The cache performance and optimizations of blocked
		  algorithms",
  institution =  "Stanford University",
  year = 	 1991
}

@InProceedings{Lee:arch:1,
  author = 	 "Lee, J. and Ramachandran, U.",
  title = 	 "Synchronization with Multiprocessor Caches",
  booktitle = 	 "Proc.\  of the 17th Annual Symposium on
                Computer Architecture",
  year = 	 1990,
  pages = 	 "27--37",
  organization = "IEEE",
  address = 	 "New York",
  month = 	 may
}
@TechReport{Lenfant:arch:1,
  author =      "Lenfant, J.",
  title =       "Program restructuring for virtual memory systems",
  institution = inria,
  year =        1973,
  month =       mar
}

@InProceedings{Lenoski:arch:1,
  author = 	 "Lenoski, D. and Laudon, J. and Gharachorloo, K. and 
		  Gupta, A and Hennessy, J.",
  title = 	 "The Directory-Based Cache Coherence Protocol for the
		  {DASH} Multiprocessor",
  booktitle = 	 "Proc.\  of the 17th Annual Symposium on
                Computer Architecture",
  year = 	 1990,
  pages = 	 "148--160",
  organization = "IEEE",
  address = 	 "New York",
  month = 	 may
}

@InProceedings{MacGregor:arch:1,
  author = 	 "MarGregor, D. and Mothersole, D. and Moyer B.",
  title = 	 "The Motorola MC68020",
  booktitle = 	 "Proc.\ of the 11th Annual Symposium on Computer
		  Architecture",
  year = 	 1984,
  organization = "ieee",
  month = 	 aug
}

@Article{M68030:arch:1,
  author = 	 "68030",
  title = 	 "First look at Motorola's latest 32-bit processor",
  journal = 	 "Electronics",
  year = 	 1986,
  pages = 	 "71--75",
  month = 	 sep

}
@TechReport{Mevissen:arch:1,
  author =     "Mevissen, K.",
  title =      "Untersuchungen zur Lokalitat in
                technisch-wissenschaftlichen Programmen",
  institution =  "KFA",
  year =         1987,
  address =     "Zentralinstitut fur Angewandte Mathematik",
  month =        mar,
  keywords =  "Cache Memories"
}

@Article{Mitchell:arch:1,
  author = 	 "Mitchell, C.L. and Flynn, M.J.",
  title = 	 "The Effects of Processor Architecture on Instruction
		  Memory Traffic",
  journal = 	 tocs,
  year = 	 1990,
  volume = 	 8,
  number = 	 3,
  pages = 	 "230--250",
  month = 	 aug,
  keywords =  "Cache Memories"
}

@Article{Mitra:arch:1,
  author = 	 "Mitra, D. and Cieslak, R. A.",
  title = 	 "Randomized Parallel Communications on an Extension
		  of the Omega Network",
  journal = 	 jacm,
  year = 	 1987,
  volume = 	 34,
  number = 	 4,
  pages = 	 "802--824",
  month = 	 oct
}

@InProceedings{Nelson:arch:1,
  author = 	 "Nelson, R.",
  title = 	 "A Performance Evaluation of a General Parallel
		  Processing Model",
  booktitle = 	 "Proc.\ of the 16th Annual Int.\ Symp.\ on Computer
		  Architecture",
  year = 	 1990,
  organization = "ACM"
}

@Misc{Nussbaum:arch:1,
  author = 	 "Nussbaum, D. and Vuong, I. and Agarwal, A.",
  title = 	 "Modeling a circuit switched multiprocessor
		  interconnect",
  year = 	 1989,
  keywords =  "Interconnection Networks"
}

@Article{Oed:arch:1,
  author = 	 "Oed, W. and Lange, O.",
  title = 	 "On the Effective Bandwidth of Interleaved Memories
		  in Vector Processor Systems",
  journal = 	 ieeetc,
  year = 	 1985,
  volume = 	 34,
  number = 	 10,
  pages = 	 "949--957",
  month = 	 oct,
  keywords =  "Memory Hierarchies"
}

@Article{Oed:arch:2,
  author = 	 "Oed, W. and Lange, O.",
  title = 	 "Modelling, measurement, and simulation of memory
		  interference in the {CRAY} {X-MP}",
  journal = 	 parcomp,
  year = 	 1986,
  volume = 	 3,
  pages = 	 "343--358",
  keywords =  "Memory Hierarchies"
}

@InProceedings{Papamarcos:arch:1,
  author = 	"Papamarcos, M. and Patel, J.",
  title =       "A low overhead coherence solution for 
                 multiprocessor with private cache memories",
  booktitle = 	"Proc.\  of the 11th Annual IEEE Int.\ 
                Symp.\  on Computer Architecture",
  year = 	1984,
  pages = 	"348--354"
}

@article{Patel:arch:1,
  author=       "Patel, J. H.",
  title=         "Analysis of Multiprocessors with Private Cache
		  Memories", 
  journal=        ieeetc,
  year=           1982,
  volume=         "C-31",
  number=         4,
  pages=          "296--305",
  month=          apr,
  keywords =  "Interconnection Networks"
}

@Article{Patterson:arch:1,
  author = 	 "Patterson, D.A.",
  title = 	 "Reduced instruction set computers",
  journal = 	 cacm,
  year = 	 1985,
  volume = 	 28,
  number = 	 1,
  pages = 	 "8--21"
}

@Misc{Pike:arch:1,
  author = 	 "Pike, R. and Presotto, D. and Thompson, K. and
		  Trickey, H.",
  title = 	 "Plan 9 from Bell labs",
  keywords =  "Operating Systems"
}
@Misc{Pike:arch:2,
  author = 	 "Pike, R. and Presotto, D. and Thompson, K. and
		  Holzman, G..",
  title = 	 "Process sleep and wakeup in shared memory
		  multi-process ors",
  keywords =  "Operating Systems, Multiprocessors"
}

@Misc{Presotto:arch:1,
  author = 	 "Presotto, D.L.",
  title = 	 "Multiprocessor streams for Plan 9",
  keywords =  "Operating Systems, Multiprocessors"
}

@InProceedings{Przybylski:arch:1,
  author = 	 "Przybylski, S. and Horowitz, M. and Hennessy, J.",
  title = 	 "Characteristics of Performance-Optimal Multi-Level
		  Cache Hierarchies",
  booktitle = 	 "Proc.\  of the 15th Annual Int.\ 
                Symp.\  on Computer Architecture",
  year = 	 1989,
  organization = "ACM"
}


@InProceedings{Przybylski:arch:2,
  author = 	 "Przybylski, S. and Horowitz, M. and Hennessy, J.",
  title = 	 "Performances Tradeoffs in Cache Design",
  booktitle = 	 "Proc.\  of the 15th Annual {IEEE} Int.\ 
                Symp.\  on Computer Architecture",
  year = 	 1988,
  note = 	 "IEEE",
  keywords =  "Cache Memories"
}


@PhdThesis{Rafii:arch:1,
  author = 	 "Rafii, A.",
  title = 	 "Empirical and Analytical Studies of Program
		  reference Behavior",
  school = 	 "Stanford University",
  year = 	 1976,
  address = 	 "Stanford, California 94305",
  month = 	 jul,
  keywords =  "Cache Memories"
}

@TechReport{Rau:arch:1,
  author = 	"Rau, B. R.",
  title = 	"Sequential prefetch strategies for instructions 
                and data",
  institution = "Stanford U.",
  address = 	"Stanford CA (USA)",
  year = 	1977,
  number = 	131,
  month = 	jan,
  keywords =  "Cache Memories"
}

@TechReport{Rau:arch:2,
  author = 	"Rau, B. R.",
  title = 	"The stack working set: a characterization of
                spatial locality",
  institution = "Stanford U.",
  year = 	1975,
  number = 	95,
  address = 	"Stanford CA (USA)",
  month = 	jul
}

@TechReport{Rau:arch:3,
  author = 	"Rau, B. R. and Rossmann, G. E.",
  title = 	"Cache based computer systems",
  institution = "Palyn. Associates",
  year = 	1974,
  address = 	"San Jose CA (USA)",
  month = 	mar,
  keywords =  "Cache Memories"
}

@Article{Rau:arch:4,
  author = 	 "Rau, B. R.",
  title = 	 "Program Behavior and the Performance of Interleaved Memories",
  journal = 	 ieeetc,
  year = 	 1979,
  volume = 	 28,
  number = 	 3,
  pages = 	 "191--199",
  month = 	 mar
}

@InProceedings{Rudolph:arch:1,
  author = 	"Rudolph, L. and Segall, Z.",
  title = 	"Dynamic decentralized cache schemes for MIMD
                parallel processors",
  booktitle = 	"Proc.\  of the 11th Int.\  Symp.\ 
                on Computer Architecture",
  year = 	1984,
  pages = 	"340--347",
  month = 	jun
}

@Article{Scheurich:arch:1,
  author = 	 "Scheurich, C. and Dubois, M.",
  title = 	 "Dynamic Page Migration in Multiprocessors with
		  Distributed Global Memory",
  journal = 	 ieeetc,
  year = 	 1989,
  volume = 	 38,
  number = 	 8,
  pages = 	 "1154--1163",
  month = 	 aug
}

@TechReport{Seznec:arch:1,
  author = 	 "Seznec, A. and Jegou, Y.",
  title = 	 "Address synchronized multiprocessor architecture",
  institution =  inria,
  year = 	 1986,
  number = 	 527
}

@InProceedings{Short:arch:1,
  author = 	 "Short, R.T. and Levy, H.M.",
  title = 	 "A Simulation Study of Two-Level Caches",
  booktitle = 	 "Proc.\ of the 15th Annual Symposium on Computer
		  Architecture",
  year = 	 1988,
  organization = "ieee"
}


@Article{Siegel:arch:1,
  author = 	 "Siegel, H.J. and  Nation, W.G. and Kruskal, C.P.
		  Napolitano, L.M.",
  title = 	 "Using the multistage Cube Network topology in
		  Parallel Supercomputers",
  journal = 	 "Proceedings of the IEEE",
  year = 	 1989,
  volume = 	 77,
  number = 	 12,
  pages = 	 "1932--1953",
  month = 	 dec,
  keywords =  "Interconnection Networks"
}

@TechReport{Singh:arch:1,
  author = 	 "Singh, J. P. and Stone,  H. S. and Thiebaut, D. F.",
  title = 	 "An Analytical Model for Fully Associative Cache
		  Memories",
  institution =  "{IBM}.",
  year = 	 1989,
  number = 	 "RC 14232",
  address = 	 "Yorktown Heights, New York",
  keywords =  "Cache Memories"
}

@InProceedings{Sites:arch:1,
  author = 	 "Sites, R.L. and Agarwal, A.",
  title = 	 "Multiprocessor Cache Analysis Using ATUM",
  booktitle = 	 "Proc.\ of the 15th Annual Symposium on Computer
		  Architecture",
  year = 	 1988,
  pages = 	 "186--195",
  organization = "ieee"
}

@Article{Smith:arch:1,
  author = 	"Smith, A. J.",
  title = 	"A comparative study of set associative memory 
                mapping algorithms and their use for cache and 
                main memory",
  journal = 	ieeese,
  year = 	1978,
  volume = 	4,
  number = 	2,
  pages = 	"121--130",
  month = 	mar,
  keywords =  "Cache Memories"
}

@Article{Smith:arch:2,
  author = 	"Smith, A. J.",
  title = 	"Cache memories",
  journal = 	acmcs,
  year = 	1982,
  volume = 	14,
  number = 	3,
  pages = 	"473--530",
  month = 	sep,
  keywords =  "Cache Memories"
}

@InProceedings{Smith:arch:3,
  author = 	"Smith, J. E. and Goodman, J. R.",
  title = 	"A study of instruction cache organization and
                replacement policies",
  booktitle = 	"Proc.\  of the 10th Annual Symp.\
                on Computer Architecture",
  year = 	1983,
  organization = "IEEE",
  pages = 	"132--137",
  address = 	"New York (USA)",
  month = 	jun,
  keywords =  "Cache Memories"
}

@Article{Smith:arch:4,
  author = 	 "Smith, A. J.",
  title = 	 "Cache memory design: an evolving art",
  journal = 	 "IEEE Spectrum",
  year = 	 1987,
  pages = 	 "40--43",
  month = 	 dec,
  keywords =  "Cache Memories"
}

@Article{Smith:arch:5,
  author = 	 "Smith, A.J.",
  title = 	 "Line (Block) Size Choice for {CPU} Cache Memories",
  journal = 	 ieeetc,
  year = 	 1987,
  volume = 	 36,
  number = 	 9,
  pages = 	 "1063--1075",
  month = 	 sep,
  keywords =  "Cache Memories"
}

@InProceedings{Smith:arch:6,
  author = 	 "Smith, J.E. and Taylor, W.R.",
  title = 	 "Accurate Modeling of Interconnection networks in
		  vector supercomputers",
  booktitle = 	 "International conference on Supercomputing",
  year = 	 1991,
  pages = 	 "264--273",
  organization = "{ACM}",
  address = 	 "Cologna, Germany",
  month = 	 jun,
  keywords =  "Interconnection Networks"
}

@Article{Sohi:arch:1,
  author = 	 "Sohi G. and Gurindar S.",
  title = 	 "Cache Memory Organization to Enhance the Yield of
                 High-Performance VLSI Processors",
  journal = 	 ieeetc,
  year = 	 1989,
  volume = 	 38,
  number = 	 4,
  pages = 	 "484--492",
  month = 	 apr,
  keywords =  "Cache Memories"
}

@InProceedings{Sohi:arch:2,
  author = 	 "Sohi, G. and Franklin, M.",
  title = 	 "High-bandwidth data memory systems for superscalar
		  processors",
  booktitle = 	 "Proceedings of the 18th Int. Symp. on Computer
		  Architecture",
  year = 	 1991,
  pages = 	 "53--62",
  organization = sigarch
}

@Article{Steenkiste:arch:1,
  author = 	 "Steenkiste,, P. A. and Hennessy, J. L.",
  title = 	 "A Simple Interprocedural Register Allocation
		  Algorithm and its Effectiveness for {LISP}",
  journal = 	 toplas,
  year = 	 1989,
  volume = 	 11,
  number = 	 1,
  pages = 	 "1--32",
  month = 	 jan
}

@Article{Stone:arch:1,
  author = 	"Stone, H. and Thiebaut, D.",
  title = 	"Footprints in the cache",
  journal = 	 tocs,
  year = 	 1986,
  volume = 	 5,
  pages = 	 "305--329",
  month = 	 nov,
  keywords =  "Cache Memories"
}

@Article{Strecker:arch:1,
  author = 	"Strecker, W. D.",
  title = 	"Transient behavior of cache memories",
  journal = 	tocs,
  year = 	1983,
  volume = 	1,
  number = 	4,
  pages = 	"281--293",
  month = 	nov,
  keywords =  "Cache Memories"
}

@inproceedings{Tang:arch:1,
        author="Tang, C. K.",
        title="Cache system design in the tightly coupled multiprocessor
                sytsem",
        booktitle="Proceedings AFIPS National Computer Conference",
        year="1976",
        pages="749--753"
}

@Misc{Thompson:arch:1,
  author = 	 "Thompson, K.",
  title = 	 "A new C-compiler",
  keywords =  "Operating Systems"
}

@Article{Thiebaut:arch:1,
  author = 	 "Thiebaut, D.",
  title = 	 "On the fractal dimension of computer programs and
		  its application to the prediction of the cache miss
		  ratio",
  journal = 	 ieeetc,
  year = 	 1989,
  volume = 	 38,
  number = 	 7,
  pages = 	 "1012--1026",
  month = 	 jul,
  keywords =  "Cache Memories"
}

@Misc{Torrellas:arch:1,
  author = 	 "Torrellas, J. and Weil, T. and Hennessy, J. L.",
  title = 	 "Analysis of some architectural and Programming
		  Tradeoffs in a large scale shared memory multiprocessor",
  year = 	 1989,
  month = 	 feb
}

@InProceedings{Torrellas:arch:2,
  author = 	 "Torrellas, J. and Hennessy, J. and Weil, T.",
  title = 	 "Analysis of Critical Architectural and Program
		  Parameters in a Hierarchical Shared-Memory
		  Multiprocessor",
  booktitle = 	 "Proc.\ of the 16th Annual Int.\ Symp.\ on Computer
		  Architecture",
  year = 	 1990,
  organization = "ACM"
}

@Misc{Torrellas:arch:3,
  author = 	 "Torrellas, J. and Weil, T. and Hennessy, J.",
  title = 	 "Analysis of some architectural and programming
		  tradeoffs in a large scale memory multiprocessor"
}

@InProceedings{Vernon:arch:1,
  author = 	"Vernon, M. K. and Holliday, M. A.",
  title = 	"Performance analysis of multiprocessor cache 
                consistency protocols using generalized timed 
                Petri nets",
  booktitle = 	"Proc.\  of Performance '86 Conf.\ on
                Computer Performance Modelling and Evaluation,
                11th {IFIP} Working Group 7.3 Int.\ Symp.",
  year = 	1986,
  organization = 	"ACM/SIGMETRICS",
  address = 	"North Carolina State U.",
  month = 	may

}

@InProceedings{Vernon:arch:2,
  author = 	 "Vernon, M.K. and Lazowska, E.D. and Zahorjan, J.",
  title = 	 "An Accurate and Efficient Performance Analysis
		  Technique for Multiprocessor Snooping
		  Cache-Consistency Protocols",
  booktitle = 	 "Proc.\ of the 15th Annual Symposium on Computer
		  Architecture",
  year = 	 1988,
  pages = 	 "308--315",
  organization = "ieee"
}

@InProceedings{Villarrubia:arch:1,
  author = 	 "Villarrubia, P. and Nusbaum, G. and Masleid, R. and
		  Patel, P. T.",
  title = 	 "{IBM} {RISC} Chip Design Methodology",
  booktitle = 	 "{IEEE} International Conference on Computer Design",
  year = 	 1989,
  organization = "{IEEE}"
}

@TechReport{Wall:arch:1,
  author = 	 "Wall, D. W.",
  title = 	 "Link Time Code Modification",
  institution =  "DEC-wrl",
  year = 	 1989,
  number = 	 "89/17",
  month = 	 sep
}

@InProceedings{Wang:arch:1,
  author = 	 "Wang, W. H. and Baer, J. L. and Levy, H. M.",
  title = 	 "Organization and Performances of a Two Level
		  Virtual-Real Cache Hierarchy",
  booktitle = 	 "Proc.\  of the 15th Annual Int.\ 
                Symp.\  on Computer Architecture",
  year = 	 1989,
  organization = "ACM"
}

@InProceedings{Wang:arch:2,
  author = 	 "Wang, W.H. and Baer, J.L.",
  title = 	 "Efficient Trace-Driven Simulation Methods for Cache
		  Performance Analysis",
  booktitle = 	 "Proc.\  of the 16th Annual Int.\ 
                Symp.\  on Computer Architecture",
  year = 	 1990,
  organization = "ACM"
}

@InProceedings{Willick:arch:1,
  author = 	 "Willick, D.L. and Eager, D.L.",
  title = 	 "An Analytical Model of Multistage Interconnection
		  Networks",
  booktitle = 	 "Proc.\  of the 16th Annual Int.\ 
                 Symp.\  on Computer Architecture",
  year = 	 1990,
  organization = "ACM",
  keywords =  "Interconnection Networks"
}

@Article{Wittie:arch:1,
  author = 	 "Wittie, L. D.",
  title = 	 "Communication Structures for Large Networks of Microcomputers",
  journal = 	 ieeetc,
  year = 	 1981,
  volume = 	 32,
  number = 	 4,
  pages = 	 "264--272",
  month = 	 apr
}

@Article{Yang:arch:1,
  author = 	 "Yang, Q. and Bhuyan, L. N. and Liu, B.",
  title = 	 "Analysis and Comparison of Cache Coherence
                 Protocols for a Packet-Switched Multiprocessor",
  journal = 	 ieeetc,
  year = 	 1989,
  volume = 	 38,
  number = 	 3,
  pages = 	 "1143--1153",
  month = 	 aug
}

@InProceedings{Yen:arch:1,
  author = 	 "Yen, W.C.  and Fu,  K. S.",
  title = 	 "Coherence Problem in a Multicache System",
  booktitle = 	 "International Conference on Parallel Processing",
  year = 	 1982,
  pages = 	 "332--339"
}