

# F6810/F68A10/F68B10 128 x 8-Bit Static Random Access Memory

Microprocessor Product

#### Description

The F6810 128 x 8-bit static RAM is a byte-organized memory designed for use in bus-organized systems. Fabricated with n-channel, silicon-gate technology, the device is available in three frequency ranges: 1.0 MHz (F6810), 1.5 MHz (F68A10), 2.0 MHz (F68B10). The device, which operates from a single power supply, is compatible with TTL and DTL; it needs no clocks or refreshing because of its static operation.


The memory is compatible with the F6800 microcomputer family, providing random storage in byte increments. Memory expansion is provided through multiple chip select inputs.

- Organized as 128 Bytes of 8 Bits
- Static Operation
- Bidirectional 3-State Data Input/Output
- Six Chip Select Inputs
  (Four Active LOW, Two Active HIGH)
- Single +5 V Power Supply
- TTL Compatible
- Maximum Access Time:
  450 ns for F6810
  360 ns for F68A10
  250 ns for F68B10

### Pin Names


D<sub>0</sub>-D<sub>7</sub> A<sub>0</sub>-A<sub>6</sub> CS<sub>0</sub>-CS<sub>5</sub> R/W Bidirectional Data Bus Address Inputs Chip Select Inputs Read/Write Input

#### **Logic Symbol**




V<sub>CC</sub> = Pin 24 V<sub>SS</sub> = Pin 1

#### Connection Diagram 24-Pin DIP



(Top View)

#### **Block Diagram**



Signal	Function	Descriptions

24

Vcc

Mnemonic	Pin No.	Name	Description
Bus Handsha	ke		
A <sub>0</sub> -A <sub>6</sub>	17-23	Address Bus	Input signal lines containing address to which data is to be written or from which data is to be read
D <sub>0</sub> -D <sub>7</sub>	2-9	Data Bus	Bidirectional input/ output signal lines over which data is read from or written to the device
Chip Control			
CS <sub>0</sub> -CS <sub>5</sub>	10-15	Chip Select	Input signal lines that prepare the device for a read or write operation
R/₩	16	Read/ Write	Input signal lines that selects a chip read or write operation; a HIGH selects memory read, and a LOW selects memory write
Supply			
V <sub>SS</sub>	1	Ground	Ground for supply and signals

Supply +5 V supply voltage

### **Absolute Maximum Ratings**

UDSOIDE Maximum namige	
Supply Voltage	– 0.3 V, + 7.0 V
Input Voltage	– 0.3 V, + 7.0 V
Operating Temperature - T <sub>L</sub> , T <sub>H</sub>	
F6810, F68A10, F68B10	0°C, +70°C
F6810C, F68A10C	40 °C, + 85 °C
F6810DM	– 55 °C, + 125 °C
Storage Temperature Range	-65°C, +150°C
Thermal Resistance - θJA	82.5 °C/W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

These are stress ratings only, and functional operation at these ratings, or under any conditions above those indicated in this data sheet, is not implied. Exposure to the absolute maximum rating conditions for extended periods of time may affect device reliability, and exposure to stresses greater than those listed may cause permanent damage to the device.

#### **Recommended Operating Conditions**

Symbol	Characteristic	Min	Тур	Max	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
ViH	Input HIGH Voltage	2.0		5.25	٧
ViL	Input LOW Voltage	- 0.3		0.8	٧


DC Characteristics  $V_{CC}$  = 5.0 V  $\pm 5\%$ ,  $V_{SS}$  = 0,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted.

Symbol	Characteristic	Min	Тур	Max	Unit	Conditions
IIN	Input Current (An, R/W, CSn, CSn)		_	2.5	μΑ	V <sub>IN</sub> = 0 to 5.25 V
VoH	Output HIGH Voltage	2.4			٧	loн = - 205 µA
V <sub>OL</sub>	Output LOW Voltage			0.4	V	loL = 1.6 mA
ILO	Output Leakage Current, 3-State			10	μА	$\overline{\text{CS}} = 0.8 \text{ V or } \overline{\text{CS}} = 2.0 \text{ V},$ V <sub>O</sub> = 0.4 V to 2.4 V
lcc <sup>3</sup>	Supply Current F6810 F68A10, F68B10			80 100	mA	$V_{CC} = 5.25 \text{ V}$ , all other pins grounded, $T_A = 0 \text{ °C}$
CIN	Input Capacitance			7.5	ρF	f = 1.0 MHz,
Cout	Output Capacitance			12.5	pF	T <sub>A</sub> = 25°C

Bus Timing Characteristics  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{SS} = 0$ ,  $T_A = T_L$  to  $T_H$ , unless otherwise noted.

Symbol	Characteriatio	F6810		F68A10		F68B10		Unit
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	J
Read (Figi	ure 1)							
t <sub>cyc(R)</sub>	Read Cycle Time	450		360		250		ns
tacc	Access Time		450		360		250	ns
tas	Address Set-up Time	20		20		20		ns
tah	Address Hold Time	0		0		0		ns
t <sub>DDR</sub>	Data Delay Time (Read)		230		220		180	ns
t <sub>RCS</sub>	Read-to-Select Delay Time	0		0		0		ns
t <sub>DHA</sub>	Data Hold from Address	10		10		10		ns
t <sub>H</sub>	Output Hold Time	10		10		10		ns
t <sub>DHR</sub>	Data Hold from Read	10	80	10	60	10	60	ns
t <sub>RH</sub>	Read Hold from Chip Select	0		0		0		ns
Write (Figu	ıre 2)							•
t <sub>cyc(W)</sub>	Write Cycle Time	450		360		250		ns
tas	Address Set-up Time	20		20		20		ns
t <sub>AH</sub>	Address Hold Time	0		0		0	1	ns
tcs	Chip Select Pulse Width	300		250		210		ns
twcs	Write-to-Chip Select Delay Time	0		0		0		ns
tosw	Data Set-up Time (Write)	190		80		60		ns
tH	Input Hold Time	10		10		10		ns
twн	Write Hold from Chip Select	0		0		0	1	ns


Fig. 1 Read Cycle Timing



#### Note

CS and  $\overline{\text{CS}}$  can be enabled for consecutive read cycles, provided R/W remains at ViH.


Fig. 2 Write Cycle Timing



#### Note

CS and  $\overline{\text{CS}}$  can be enabled for consecutive write cycles, provided  $R\overline{\text{NW}}$  is strobed to V<sub>IH</sub> before or coincident with the address change, and remains HIGH for time t<sub>AS</sub>.

Fig. 3 Output Load



\*Includes jig capacitance

#### **Timing Conditions**

The conditions under which the timing characteristics have been determined are as follows:

Input Pulse Levels Input Rise and Fall Times Output Load Vcc Vss T<sub>A</sub> 0.8 V to 2.0 V 20 ns See *Figure 3* 5.0 V ± 5% 0

 $T_L \ to \ T_H, \ unless \ otherwise noted$ 

### **Ordering Information**

Speed	Order Code	Temperature Range
1.0 MHz	F6810P,S	0°C to 70°C
	F6810CP,CS	-40°C to +85°C
	F6810DM	- 55°C to + 125°C
1.5 MHz	F68A10P,S	0°C to +70°C
	F68A10CP,CS	-40°C to +85°C
2.0 MHz	F68B10DM	-55°C to +125°C
. –	F68B10P,S	0°C to +70°C

P = Plastic package, S = Ceramic package